Publications

(2017). TETRiS: a Multi-Application Run-Time System for Predictable Execution of Static Mappings. Proceedings of the 20th International Workshop on Software and Compilers for Embedded Systems (SCOPES'17).

Cite DOI URL

(2016). High-Level NoC Model for MPSoC Compilers. Proceedings of the IEEE Nordic Circuits and Systems Conference (NORCAS'16).

PDF Cite DOI

(2016). The Orchestration Stack: The Impossible Task of Designing Software for Unknown Future Post-CMOS Hardware. Proceedings of the 1st International Workshop on Post-Moore’s Era Supercomputing (PMES), Co-located with The International Conference for High Performance Computing, Networking, Storage and Analysis (SC16).

PDF Cite

(2016). Why Comparing System-level MPSoC Mapping Approaches is Difficult: a Case Study. Proceedings of the IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-16).

PDF Cite DOI

(2016). An Optimal Allocation of Memory Buffers for Complex Multicore Platforms. Journal of Systems Architecture.

Cite DOI

(2015). Analysis of Process Traces for Mapping Dynamic KPN Applications to MPSoCs. System Level Design from HW/SW to Memory for Embedded Systems. IESS 2015. IFIP Advances in Information and Communication Technology, vol 523.

Cite DOI URL

(2015). Buffer allocation based on-chip memory optimization for many-core platforms. 2015 IEEE International Parallel and Distributed Processing Symposium Workshop.

Cite

(2014). Optimized buffer allocation in multicore platforms. Proceedings of the conference on Design, Automation & Test in Europe.

Cite